About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ADMETA 2000
Conference paper
Clock tree and power grid design > 1 GHz
Abstract
This paper illuminates the effects of on-chip inductance through the discussion of several illustrative on-chip wiring examples analyzed using fullwave extraction and simulation methods. Effects such as overshoot, reflections, frequency dependent effective resistance and inductance are illustrated using animated visualizations of the full-wave simulations. Simple examples of design techniques to avoid, mitigate, and even take advantage of on-chip inductance effects will be described, and successful tuning of large GHz-class chip interconnect networks for exceptionally low global clock skew is demonstrated.