Challenges in contact technologies for planar/non-planar Si technologies

Abstract

This article explores challenges to fabricating contacts to CMOS devices as the industry transitions from planar to non-planar device geometries. Traditional challenges such as contacted gate pitch scaling, parasitic capacitance & resistance as well as newer challenges due to an increase in process & integration complexity are reviewed and highlighted.