About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE T-MTT
Paper
Calibrations for millimeter-wave silicon transistor characterization
Abstract
This paper compares on-wafer thru-reflect-line (TRL) and off-wafer short-open-load-thru (SOLT) and line-reflect-reflect-match (LRRM) vector-network-analyzer probe-tip calibrations for amplifier characterization and parasitic-extraction calibrations for transistor characterization on silicon integrated circuits at millimeter-wave frequencies. We show that on-wafer calibrations generally outperform off-wafer and LRRM probe-tip calibrations at millimeter-wave frequencies. However, certain parasitic-extraction algorithms designed specifically to remove contact pads, transmission-lines, and access vias correct for much of the error in off-wafer calibrations. © 2014 IEEE.