About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ISPD 1997
Conference paper
C5M - a control-logic layout synthesis system for high-performance microprocessors
Abstract
In high-end microprocessors, control-logic timing can gate the cycle time, but control is specified late and changes often. Custom design is too time-consuming for control implementation, yet ASIC-like methods have difficulty achieving the performance/area targets. In this paper we describe C5M, a new layout system for control logic, which has been successfully used in the design of a recent 400 MHz IBM processor. Results from this design are used to show that C5M achieves near-custom quality with high productivity.