About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
SSDM 1992
Conference paper
Bias-stress-induced stretched-exponential time dependence of charge injection and trapping in amorphous silicon thin-film transistors
Abstract
We investigate the threshold voltage instabilities in nitride/oxide dual gate dielectric hydrogenated amorphous silicon (a-Si:H) thin-film transistors as a function of stress time, stress temperature and stress bias. The measured threshold voltage shifts are quantitatively modelled with a stretched-exponential stress time dependence where the stretched-exponent β cannot be related to the β = TST/T0 but rather to β ≈ TST/T0* - β0 for TST ≤ 80°C; for TST ≥ 80°C the β is stress temperature independent. We have also found that β is stress gate bias independent. These findings are explained with a multiple trapping model with states located at the a-Si:H/a-SiNx:H interface and in the a-SiNx:H transitional layer close to the interface.