About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ICASSP 2003
Conference paper
An ultra-fast Reed-Solomon decoder soft-IP with 8-error correcting capability
Abstract
We present algorithm and IP design of a parallel Reed-Solomon decoder with up to 8-byte random error correcting capability. The decoder soft-IP consists of a core that can be designed as parallel combinational circuits of around 62K primitive gates and a peripheral that can be arranged flexibly depending on codeword configurations. The technology mapping results with even commercial FPGA demonstrates that a single core can achieve a throughput well over 40 Gbps when it is 4-stage pipelined. A single decoder design can process N-interleaved codewords efficiently if the core is operated in a time division multiplexing manner.