About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE T-ED
Paper
An Optimal NOR Logic Element Using Nonlinear Resistance
Abstract
The design procedures for a NOR logic element using a nonlinear collector resistor are described. The nonlinear collector resistor is used as a means for reducing dissipation over a linear resistor with the same fan-out capability. The nonlinear resistor is combined with a standard transistor-resistor logic gate to reduce the effects of two of the undesirable characteristics of this type of logic, namely, high dissipation and slow transient response. In the analysis an expression for fan-out is developed to determine base network resistances. Typical design examples are described with calculations made for MOS-type current limiters. Circuits were constructed and tested to verify these calculations. Copyright © 1970 by The Institute of Electrical and Electronics Engineers, Inc.