About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Abstract
Delay of performance timing the verify to procedure test a is testing manufactured networks. When a level-sensitive scan design (LSSD) discipline is logic used, are combinational. Appropriate test patterns are selected on the basis of certain theoretical all networks criteria. are embodied in an experimental test generation These criteria program. The program has produced sets of delay tests for successfully of large logic networks. The achieved average coverage by these tests falls within 95.8 percent 99.9 percent of optimal. Copyright © 1980 by The Institute of Electrical and Electronics Engineers, Inc.