About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE TC
Paper
An Algorithm for Synthesis of Multiple-Output Combinational Logic
Abstract
A computer-oriented algorithm for synthesizing combinational logic circuits from a collection of functionally packaged circuits is developed. The algorithm uses a hierarchy of “goals” in iterative decision process in a manner similar to that employed by theorem proving and game playing programs. With each iteration a set of “tasks” finds the circuit package which satisfies the highest level goal while meeting circuit constraints. A programmed version of the synthesis algorithm for the IBM 1620 is described, and a sample circuit implementation is given. Copyright © 1968 by The Institute of Electrical and Electronics Engineers, Inc.