About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
Solid-State Electronics
Paper
Achieving the ballistic-limit current in Si MOSFETs
Abstract
The fundamental ballistic limits of on-state current in ultimately scaled Si MOSFETs are examined. Theoretical analysis of these limits, with comparisons to currents that have actually been achieved in recent CMOS technologies and that have been predicted by Monte Carlo simulations, gives insight about why the limits have not been reached and how they might be reached. The study considers SOI as well as bulk-Si devices, and suggests that, for controlled off-state current, only an optimally designed double-gate structure could yield a ballistic-limit on-state current. © 2003 Elsevier Science Ltd. All rights reserved.