Conference paper
Impedance design for multi-layered vias
Xiaoxiong Gu, Albert E. Ruehli, et al.
EPEPS 2008
The parallel-plate formula is widely used by the solid-state circuit designer to estimate capacitances in integrated circuits. Since considerable errors may result from using this approximation, this correspondence gives correction curves for a wide range of parameters. It is shown that the finite conductor thickness may significantly contribute to the increase in capacitance. Copyright 1973 by The Institute of Electrical and Electronics Engineers, Inc.
Xiaoxiong Gu, Albert E. Ruehli, et al.
EPEPS 2008
Albert E. Ruehli, Hansruedi Heeb
IEEE T-MTT
Giulio Antonini, Albert E. Ruehli
IEEE Transactions on Advanced Packaging
Karen M. Coperich, Jason Morsey, et al.
IEEE T-MTT