About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE Transactions on Components, Hybrids, and Manufacturing Technology
Paper
A Multilayer Ceramic Multichip Module
Abstract
The increased performance and circuit/bit densities of today':s semiconductor chips require corresponding technological advancements in chip packaging. More interconnections and increased heat dissipation must be accommodated in a package compatible with the higher performance of these chips. In the packaging approach described, increased package performance and reliability were achieved by the use of a multilayered ceramic substrate upon which nine chips can be mounted. Conductors for ground, signal, and power lines are interlayered in the ceramic with connections to the top surfaces and to pins at the bottom surface for connection to external circuitry. This multilayer multichip module significantly advances the state of the art; it provides higher circuit density and performance with a ten-fold increase in circuit density over previous logic systems hardware. © 1980 IEEE.