About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Abstract
Precise chip-level timing requires careful modeling of the interaction between logic drivers and interconnect. Existing static-timing analysis methodologies generate models for drivers with lumped capacitive loads. This necessitates the translation of the actual loading and interconnect parasitics into a single effective capacitance. Existing approaches to perform that translation are either iterative in nature or involve iterative procedure to solve non-closed form equations and thus costly in CPU time. This paper presents a new accurate and simple closed form approach to deal with effective capacitance. © 2005 IEEE.