About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE Journal of Solid-State Circuits
Paper
A low-noise folded bit-line sensing architecture for multigigabit DRAM with ultrahigh-density 6F2 cell
Abstract
The 6F2 cell is widely known for its small area, but its sensing is unstable due to the large array noises. A new low-noise sensing scheme for a 6F2 DRAM cell is proposed, employing two noise reduction methods: the divided sense and combined restore scheme and the bit-line noise absorbing scheme. They can reduce word-line to bit-line as well as bit-line to bitline coupling noises. The bit-line noise is reduced to 85% of that of a conventional scheme with only 0.05% area overhead, which is negligible compared to the area saving by using a 6F2 cell. The total chip area and the sensing time can be reduced to 85 and 87%, respectively, compared to conventional DRAM. A 2 kbit DRAM test chip with a 6F2 cell is fabricated using 256 M DRAM technology, and its stable operations are confirmed.