About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
APEC 2023
Conference paper
A GaN-Based Reconfigurable Series-Parallel Hybrid Converter Supporting 48/24/12V Input and 0.8-1.2V Output with 83.7/87.8/90.7% Peak Efficiency
Abstract
This paper presents a Gallium Nitride (GaN) based Point of Load (POL) DC-DC converter with a reconfigurable series-parallel (SP) hybrid topology and a programmable control chip. Depending on the input voltage (VIN) and the output current (IOUT), the converter can be reconfigured to the series capacitor buck topology for improved efficiency. The control chip integrates a digital pulse-width-modulator (PWM), a switched-mode regulation loop, a dead-time (tDEAD) controller, high voltage floating level shifters, and gate drivers. In order to achieve wide range of operation, the switching frqeuency (fSW) and on-time ratio (tONR) can be manually programmed for optimizing zero-voltage-switching (ZVS) at different I0UI. The IC prototype is fabricated in TSMC 0.18 μm high voltage process. The converter achieves 83.7% peak efficiency and > 80% efficiency over 26X load range (0.3 - 8 A) at 48-to-1 V conversion.