About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE T-ED
Paper
A Device Model for the Amorphous-Silicon Staggered-Electrode Thin-Film Transistor
Abstract
We present a model for the amorphous-silicon (a-Si) stag- gered-electrode thin-film transistor (TFT) that incorporates gate-voltage dependent mobility for channel current and space-charge-limited current (SCLC) effects for the source and drain contacts. This model is in excellent agreement with TFT data over a wide range of applied voltage and for various channel lengths. For the devices measured, TFT current depends more sensitively on effective channel mobility than on space-charge-limited current through the a-Si layer, but the latter is responsible for current crowding at low drain voltage. Because of the two-dimensional current flow under the contacts, their equivalent lumped element model exhibits a different power law behavior than that for one-dimensional current flow in an n+-i-n+ structure. We also show that a peak in the differential conductance curve at low drain voltage is a sensitive indicator of current crowding and implies a superlinear equivalent lumped element in series with the intrinsic TFT. © 1989 IEEE