About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEDM 1990
Conference paper
35 GHz/35 psec ECL pnp technology
Abstract
The authors report how self-aligned pnp devices with basewidths close to 50 nm have been fabricated using a preamorphizing Ge implant prior to the As base implant. They investigated the sensitivity of pnp performance to collector epi thickness, base width and the energy of the base implant, culminating in the achievement of devices with fT as high as 38 GHz. ECL (emitter coupled logic) ring oscillators built with these pnp devices have delays as small as 35 ps per stage, demonstrating that the device parasitics have been successfully minimized. Both the fT of 38 GHz and the 35 ps ECL delay represent new records for pnp devices, showing a performance level comparable to that of current high-performance npn technologies.