



IBM Haifa Conference – Agenda

3rd HiPEAC Industrial Workshop on Compilers and Architectures

Organized by IBM Research Lab in Haifa, Israel

April 17, 2007

www.haifa.il.ibm.com/Workshops/compiler2007/

<p>09:30 Welcome <i>Oded Cohn, HRL</i></p> <p style="text-align: center;">Session 1 Making Better Use of Hardware</p> <p>09:45 Initial Results of the Performance Implications of Thread Migration on a Chip Multi-Core <i>Y. Sazeides, L. He, C. Ioannou, P. Charalambous, University of Cyprus, Nicosia, Cyprus, P. Michaud, D. Fetis, A. Seznec, Irisa-Inria, Rennes, France</i></p> <p>10:15 Caravela: A Distributed Stream-based Computing Platform <i>Leonel Sousa, Shinichi Yamagiwa, INESC-ID/IST, TULisbon</i></p> <p>10:45 Probabilistic Cache Filtering <i>Yoav Etsion, Dror G. Feitelson, Hebrew University, Jerusalem</i></p> <p>11:15 Coffee break</p> <p style="text-align: center;">Session 2 Compiler Optimizations</p> <p>11:35 Data Layout Optimizations in GCC <i>Olga Golovanevsky, Razya Ladelsky, IBM HRL</i></p> <p>12:05 SIMDinator: Use of the x86 SIMD Instructions <i>David Livshin, DALsoft</i></p> <p>12:35 Issues and Challenges in Compiling for Multiple Forms of Parallelism, in IBM Research Compilers <i>Kathryn O'Brien, IBM T.J. Watson Research Center</i></p>	<p>13:05 Lunch and informal discussions</p> <p>14:10 Keynote: A Highly Programmable C/GPU <i>Peter Hofstee, IBM Distinguished Engineer, Chief Architect of the Cell Synergistic Processor, Cell Chief Scientist</i></p> <p>15:00 Implementation and Validation of a Cell Simulator using UNISIM <i>Felipe Cabarcas, Alejandro Rico, David Rodenas, Xavier Martorell, Alex Ramirez, Eduard Ayguade, UPC</i></p> <p>15:30 Coffee break</p> <p style="text-align: center;">Session 3 Making Better Use of Parallelism</p> <p>15:50 CAPSULE: Parallel Execution of Component-based Programs <i>Pierre Palatin, Zheng Li, Yves Lhuillier, Olivier Temam, INRIA</i></p> <p>16:20 Using Extremely Fine Granularity Multithreading for Energy Efficient Computing <i>Alex Gontmakher, Avi Mendelson, Assaf Schuster, Technion</i></p> <p>16:50 How Many Cores is Too Many Cores? <i>Avi Mendelson, Intel</i></p> <p>17:20 Concluding remarks <i>David Bernstein, HRL</i></p>
---	---